专利名称：VERY HIGH SPEED ERROR DETECTION
NETWORK
发明人：AVANEAS, Napolean, G.申请号：EP90904114.0申请日：19900214公开号：EP0411110A1公开日：19910206
摘要：generator controller for cyclic redundancy code (crc) for implementing a fastpolynomial of crc to detect errors in data communication. a message of n bit words topass through a certain system is first processed by the crc generator and controller so asto produce a parallel word format, crc to join with the message.the message of n bitwords and the word crc are processed at the level of the receptor, similar to thetreatment performed at the level of the transmitter, to determine if there is an error intransmission. the parallel processing of the crc generator and controller, achievesprocessing speeds far greater than those known at the present time.
申请人：GRUMMAN AEROSPACE CORPORATION
地址：South Oyster Bay Road Bethpage, NY 11714 US
国籍：US
代理机构：Schmidt-Evers, Jürgen, Dipl.-Ing.
更多信息请下载全文后查看
因篇幅问题不能全部显示，请点此查看更多更全内容