专利名称：VARIATION-AWARE TIMING ANALYSIS
USING WAVEFORM CONSTRUCTION
发明人：Kerim Kalafala,SheshaShayee K.
Raghunathan,Debjit Sinha,Michael H.Wood,Vladimir Zolotov
申请号：US14936886申请日：20151110
公开号：US20170132353A1公开日：20170511
专利附图：
摘要：A method of performing variation aware timing analysis for an integrated circuit,
a system, and a computer program product are described. The method includesdetermining one or more voltage waveforms at an output of a first component of theintegrated circuit based on respective one or more first processing conditions, andstoring waveform information based on the one or more voltage waveforms. The methodalso includes obtaining an input voltage waveform at an input of a second component ofthe integrated circuit for a second processing condition based on processing thewaveform information, the output of the first component being the input of the secondcomponent, and performing the variation aware timing analysis for the secondcomponent based on the input voltage waveform.
申请人：International Business Machines Corporation
地址：Armonk NY US
国籍：US
更多信息请下载全文后查看
因篇幅问题不能全部显示，请点此查看更多更全内容